WHAT IS CLAIMED IS:

1. A latch circuit, comprising:

a bistable pair of transistors connected between a reset switch and a first supply voltage, and having a first port capable of receiving a first current signal and producing a first output voltage, and a second port capable of receiving a second current signal and producing a second output voltage; and

a vertical latch connected between said first supply voltage and a second supply voltage, and connected to said first port, said vertical latch having a transistor connected to said first supply voltage but isolated from said second supply voltage, wherein said transistor is configured to amplify a change in said first output voltage in response to said first current signal received.

- 2. The latch circuit of claim 1, wherein said transistor is a MOSFET.
- 3. The latch circuit of claim 1, wherein said reset switch is a microelectromechanical reset switch.
- 4. The latch circuit of claim 1, wherein said vertical latch is capable of decreasing the time necessary for said first port to reach a steady state voltage in response to said first current signal received.
- 5. The latch circuit of claim 1, further comprising a vertical latch reset switch connected to said vertical latch.
- 6. The latch circuit of claim 1, further comprising a second vertical latch connected between said first supply voltage and said second supply voltage, and connected to said second port.

7. A latch circuit, comprising:

a bistable pair of transistors connected between a reset switch and a first supply voltage, and having a first port capable of receiving a first current signal and producing a first output voltage, and a second port capable of receiving a second current signal and producing a second output voltage; and

a vertical latch connected between said first supply voltage and a second supply voltage, and connected to said first port;

wherein said vertical latch comprises:

- a first current mirror pair connected to said bistable pair of transistors; and
- a second current mirror pair connected to said first current mirror pair.
- 8. The latch circuit of claim 7, wherein a current gain of said first current mirror pair is less than one.
- 9. The latch circuit of claim 7, wherein said reset switch is a microelectromechanical reset switch.
- 10. The latch circuit of claim 7, wherein said vertical latch is capable of decreasing the time necessary for said first port to reach a steady state voltage in response to said first current signal received.
- 11. The latch circuit of claim 7, further comprising a vertical latch reset switch connected to said vertical latch.
- 12. The latch circuit of claim 7, further comprising a second vertical latch connected between said first supply voltage and said second supply voltage, and connected to said second port.

- 13. A reset circuit for a latch circuit having a bistable pair of transistors connected to a supply voltage, the reset circuit comprising:
 - a first transistor connected to the supply voltage;
- a second transistor connected between said first transistor and a first port of the latch circuit; and
- a third transistor connected between said first transistor and a second port of the latch circuit.
- 14. The reset circuit of claim 13, wherein at least one of said first transistor, said second transistor, and said third transistor is a MOSFET.
- 15. An analog-to-digital converter, comprising:

a comparator having a first input capable of receiving an analog signal and a second input capable of receiving a reference signal, said comparator capable of producing a digital signal;

wherein said comparator comprises a latch circuit having a bistable pair of transistors coupled between a reset circuit and a first supply voltage, and a vertical latch coupled between said first supply voltage and a second supply voltage and coupled to said bistable pair of transistors, said vertical latch having a first transistor coupled to said bistable pair of transistors and a second transitor coupled to said first transistor.

- 16. The analog-to-digital converter of claim 15, wherein at least one of said first transistor and said second transistor is a MOSFET.
- 17. A method for decreasing the time in which a latch circuit port receiving a current signal greater than a bias current reaches a steady state voltage, comprising the steps of:

- (1) amplifying the current signal greater than the bias current while maintaining a current signal less than the bias current received at a second latch circuit port; and
- (2) applying said amplified current signal to the latch circuit port receiving the current signal greater than the bias current.
- 18. In a latch circuit having a bistable pair and a vertical latch, wherein the bistable pair has a first transistor and a second transistor configured so that a first type terminal of the first transistor is connected to a second type terminal of the second transistor at a first port, a first type terminal of the second transistor is connected to a second type terminal of the first transistor at a second port, and a third type terminal of the first transistor and a third type terminal of the second transistor are connected together, and wherein the vertical latch has a third transistor and a fourth transistor configured so that a second type terminal of the third transistor is connected to a second type terminal of the second transistor and a first type terminal of the fourth transistor, a third type terminal of the third transistor is connected to a first supply voltage, a third type terminal of the fourth transistor is connected to a second supply voltage, and a second type terminal of the fourth transistor is connected to a first type terminal of the third transistor, a method for reducing the power consumed by the latch circuit, comprising the steps of:
 - (1) resetting the bistable pair and the vertical latch; and
 - (2) holding the fourth transistor OFF during said resetting.
- 19. The method of claim 18, wherein step (2) comprises the step of:
 - (3) holding the third transistor OFF during said resetting.
- 20. The method of claim 18, wherein step (2) comprises the step of:
- (4) after said resetting, holding the fourth transistor OFF when the second transistor changes state from ON to OFF.